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TECHNICAL MEMORANDUM (NASA) 90
PROCESSOR-CONTROLLED TIMING MODULE FOR LORAN-C RECEIVER
Hardware documentation is provided for the modified
Loran-C timing module, which uses direct software
control in determining, loop sample times. Computer
loading is reduced by eliminating polled operation
of the timing loop.
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II. CIRCUIT DESCYIPTION
Figure 2 shows the complete logic diagram for the Loran-C timing
module. To the far left are signal descriptors fo g the system computer, an
MAI SuperJolt based upon the MOS Technology 6502 with 6520 peripheral
interface adapter (PIA). All connections, except for CLOCK and IRQ, are
made through the 6520 PIA. Figure 3 gives a summary of PIA pin assignments,
useful in software design and coding. The Mostek 50 395 chip description is
given as figure 4, and pinouts are shown in figure 5.
Referring to figure 2, note that seven lines provide data and control
signals to the Mostek IC (U3). All these signals are output by the com-
puter as TTL-compatible signals, and must be changed to the 12-volt MOS
specification required by U3. This conversion is performed in open-
collector drivers U1 and U2, pulled up to 12v through 1.1 K-ohm resistors.
These lines carry the four data bi ts for register digits Ra, Rb, Rc and Rd,
the LR (Load Register) strobe and SET (Set digit counter to most-
significant digit) signals.
The timing chip U3 is wired for free-running counter, counting up, and
is driven by the CLOCK, which is a buffered version of the main microcom-
puter clock (a temperature-compensated crystal oscillator). The SCAN input
which increments the digit counter to indicate the load window for each
register digit is driven by the computer via the SCAN line.
The computer is programmed to select (SET) the high order digit first,
and to set LR to enable the register load digit at a time. Each digit is
then placed on RA through RD, and loaded by toggling SCAN.
Once the register is fully loaded, the U5 Loran-C interrupt and data
latches are enabled by bringing CLRP high. When the free running counter
in U3 reaches the register value just loaded, U3 issues an EQUAL pulse for
one clock Period (one us) which clocks the U5 latches. The IRQ low
since the Q output of the U5 interrupt latch always goes low upon clocking.
An interrupt is signaled at IRQ to the computer. LDAT, latched by the U5
Loran-C latch, as sume s the instantaneous value of the Loran-C digital wave-
form received at LRIN from the receiver front-end module. Note that LRIN
is processed by U4 to set a pulse width of approximately 70 us before it
is sampled. This pulse width is necessary to provide a guard time after
the leading pulse edge to permit successful pulse tracking, and to minimize
initial search time. Since the various front-end processors designed to
date have presented various pulse widths, this U4 mono-stable multivibrator
has been provided to equalize the waveform before sampling.
The remainder of the circuit, U12, deals with receiver features
included for evaluation. The event latch is driven by a front-panel push-
button to place on the receiver output tape a unique mark so output data
may be correlated with flight events. The retrack latch, also operated by
pushbutton, signals the computer that the operator wishes to restart the
Loran-C search process. To minimize contact bounce, these latches are con-
figured to operate on the pushbutton release cycle.
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Figure 2. Revised Timing Board Schematic
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Figure 5. MOSTEK 50395 Pinouts
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Once the computer program has serviced the Loran —C sam le interrupt
thus generated, the U5 latches are disabled by a low at CLRP. Another
register load sequence begins.
In this manner, successive samEles may be taken of the Loran —C input
waveform at times which are precisely controlled by the microcomputer. The
programmer may now select algorithms for detecting received Loran—C chains
and stations by varying the sample time and observing the result at LDAT.
The module pictorial appears in figure 6, giving placement of ICS
and other major components.
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Pin Signal Description
R CLBI. Low clears retrack b event latches.
J EN'NT High indicates user event mark, cleared by CLRL.
K RETR High indicates user retrack, cleared by CLRL.
W LRIN Input Loran-C pulses from front-end.
TTL, open-collector, pulled up to 5V on this board
A REGA
11 REGB 4-bit BCD digit load for U3 register.
16 REGC
15 REGD
13 LR Load 50395 03) Register strobe.
11 SET Set U3 to MSD for data load.
6 CLOK 1 MHz clock, from microcomputer.
12 DSSCAN So•n Input for Digit Counter
14 CLRP Low clears Loran data latch.
H L.DAT Loran data - loop sample output.
1 1) LRQC Combined IRQ from loop and digit strobes.
V EQ Equal pulse, for monitoring.
Figure 6. Pictorial and Signal Glossary
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